A Low Power Pipeline ADC Using Time-Domain Transfer Technique
碩士 === 國立臺灣大學 === 電子工程學研究所 === 104 === This thesis proposes a 10bit, 300MHz pipeline ADC. Due to the design difficulty in advanced process and large power consumption of operation amplifier(opamp). The proposed work wants to avoid using operation amplifier. At the same time, the time resolution in a...
Main Authors: | Yu-Wei Chuang, 莊郁暐 |
---|---|
Other Authors: | 陳信樹 |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/20038403707009700376 |
Similar Items
-
Low power techniques for pipelined ADC
by: Jia-Ming He, et al. -
A Low Power Pipelined ADC Using Time-Domain MDAC For Residue Amplification
by: Chun-Wei Chang, et al.
Published: (2013) -
Low power design techniques for high speed pipelined ADCs
by: Lingam, Naga Sasidhar
Published: (2009) -
Low Power Pipelined ADCs Design Using Digital Calibration Technique
by: Fang, Bing-Nan, et al.
Published: (2013) -
Optimisation of a Pipeline ADC by using a low power, high resolution Flash ADC as backend.
by: Høye, Dag Sverre
Published: (2008)