The Minimization of Average Power under the Minimum Execution Time in High-level Synthesis
碩士 === 中原大學 === 電子工程研究所 === 105 === In the high-level Synthesis, operation scheduling is a very important part, and most conventional operation scheduling algorithms make trade-off between control steps and resources. We propose a method that utilizes the characteristics of operation delay to decrea...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2017
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/31455421018406169175 |