Autonomous Testing for 3D-ICs with IEEE Std. 1687
碩士 === 國立成功大學 === 電機工程學系 === 105 === IEEE Std. 1687, or IJTAG, defines flexible serial scan-based architectures for accessing embedded instruments efficiently. In this thesis, we present a novel test architecture that employs IEEE Std. 1687 together with an efficient test controller to carry out 3D-...
Main Authors: | Jin-CunYe, 葉金村 |
---|---|
Other Authors: | Kuen-Jong Lee |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/52a5zn |
Similar Items
-
Analysis and Optimization for Testing Using IEEE P1687
by: Ghani Zadegan, Farrokh
Published: (2010) -
Test Scheduling with Power and Resource Constraints for IEEE P1687
by: Asani, Golnaz
Published: (2012) -
IEEE Std. 1149.4 Compatible Analog BIST Methodology
by: Te-Sung, Tu, et al.
Published: (2004) -
Comparing the Criteria for Substation Grounding in Taiwan with IEEE STD.80
by: Ren-Jheng SYU, et al.
Published: (2011) -
An Automatic Core-based Delay Test SoC Integrator Based on IEEE Std.1500
by: Ting-Wei Liang, et al.
Published: (2008)