Memory Partitioning and Optimization of On-Chip Accelerators with High-Level Synthesis
碩士 === 國立清華大學 === 資訊工程學系所 === 106 === Current researches in the design space exploration for accelerators mainly rely on either RTL-based flow or High-Level Synthesis flow. However, both of them are very time-consuming. Pre-RTL tools, such as Aladdin, can directly analyze designs in high-level langu...
Main Authors: | Peng, Te-Hsin., 彭德欣 |
---|---|
Other Authors: | Huang, Chih-Tsun |
Format: | Others |
Language: | en_US |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/24zvgm |
Similar Items
-
Performance Optimization of Accelerators using C-based High-Level Synthesis Flow
by: Tsai, Hsin Tien, et al.
Published: (2016) -
MOSDA: On-Chip Memory Optimized Sparse Deep Neural Network Accelerator With Efficient Index Matching
by: Hongjie Xu, et al.
Published: (2021-01-01) -
Power optimized memory access in high-level synthesis
by: Hettiaratchi, Sambuddhi Sinha Bandara
Published: (2003) -
Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis
by: Liang Ma, et al.
Published: (2017-01-01) -
A study on high-level synthesis and chip design
by: Xu, Ming-Hua, et al.
Published: (1993)